The CDBC are quad cross-couple 3-STATE CMOS. NOR latches, and the CDBC are quad cross-couple STATE CMOS NAND latches. Each latch. Data sheet acquired from Harris Semiconductor. SCHSC – Revised March The CDB and CDB types are supplied in lead hermetic. CD datasheet, CD circuit, CD data sheet: TI – CMOS QUAD 3- STATE R/S LATCHES,alldatasheet, datasheet, Datasheet search site for.
|Published (Last):||10 May 2017|
|PDF File Size:||18.8 Mb|
|ePub File Size:||5.17 Mb|
|Price:||Free* [*Free Regsitration Required]|
CD Datasheet Texas Instruments pdf data sheet FREE from
But I guess that the restrictions were far more Look for “Wake-up on pin change”, not interrupt. As has been said, you can make this function from more 74HCT-etc gates. OTOH, you might way to use the common enable in the CD to implement the solution you’re looking for.
However is practically impossible to find good supply of it and even a datasheet. In this scenario a common reset channel on the IC would help maximizing the numbers of available latches in the same footprint and make the circuit more elegant and simple.
Datasheets search archive of electronic components datasheets
Thanks for datashheet reply. The reason why I was looking at concentrating everything in Hex Latches instead of Quad Latches was to reduce the IC count and, with this, to have a cleaner design of the traces.
You might way to use the common enable in the CD to implement the solution you’re looking for. On top of that, when I will get into power-optimization for the MCU I may end up having to choose between keeping the interrupts alive datasheeg saving power.
Can’t yet wrap my head around applying a D or JK that way.
(PDF) CD Datasheet PDF Download – CMOS QUAD 3-STATE R/S LATCHES
I had a sync. I want to keep it flexible, both capability and power-usage wise and this requires balance. Looks like an SR is my only choice here, but my brain is just a drop of the ocean. Enric Blanco 4, 5 11 If you look at the truth table of CD I would probably need to contemplate it datashedt quite some time to fully grasp it.
Comments like these are one of the many reasons for which I regret skipping all the theory in the electronic classes and being in the first line only when there was the risk to toast stuff.
No system this complex has shown up on this site. You will then need pull-ups on every output instead of pull-downs, so just use the pull-ups of the MCU inputs by configuring it accordingly. Tony EE rocketscientist You can achieve the same externally in your PCB design, very easily xd4044 with a lower density, you’re right. Following up my previous comment: Sourcing it could be really troublesome.
For this reason is important that the circuit is able to record a state change even if brief without any clock or external intervention. Sign datadheet using Email and Password.
Email Required, but never shown. See line 1 of the question, it suggests the OP’s considered that. I would spare the fixed via to the enable having it routed to the MCU and used to control the reset AND the enable itself and would have all the resets linked together in a clean way. Yeah, looked at the D and JK logic, but that would require providing ratasheet and wouldn’t be an “unattended” design as I plan to implement.
On processors such as the Atmel AVR that power is in the single microamp region – the clock doesn’t need to be running. Most MCUs inputs can’t be configured with internal pull-downs, only with pull-ups.
I am working on a circuit where I need to hold a few signals until my MCU reads them. But you all know how it works Basically the MCU would read these lines at regular intervals minutes? There’s a good chance that quiescent current added to the system by an extra logic IC would be greater than the current consumed by the MCU waking up and executing a handful of instructions.
Post as a guest Name.